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SUMMARY 
Modifications to a previously reported micropower logic circuit improve its perform- 
ance and make possible its fabrication in monolithic form. A further improvement in 
power consumption was  made by designing the circuit to operate from power supply volt- 
ages that vary with temperature. 
designed to operate at pulse rates of approximately 100 000 pulses per second at power 
levels of approximately 100 microwatts each. At reduced pulse rates, the same basic 
circuits can be designed to operate at power levels as low as a few microwatts per ele- 
ment. 
Logical gating circuits that use these techniques are discussed. These circuits were 
INTRODUCTION 
A steadily increasing effort is being expended to develop low-power logic circuits 
and semiconductor devices suitable for them. This trend has been in effect for at least 
6 years, although the motivations for micropower development have changed considerably 
during this period. Originally, low-power circuits were necessary to provide any reason- 
able life for experiments on the relatively small, weight-limited satellites then available. 
Today, it is possible to launch much larger payloads, but the experiments they carry have 
become so much larger and more sophisticated that they require a vast increase in the 
amount of electronics. The situation is further complicated by the wide acceptance of in- 
tegrated circuits for improved reliability as well as small size. 
longer just a virtue; it has become an absolute necessity i f  the high packaging density 
possible is to be fully utilized without creating severe heat dissipation problems. 
polar transistors with passive loads, which dissipate considerable power. It has been 
shown (ref. 1) that this approach limits the power transfer efficiency of such circuits to 
Thus, low power is no 
Until recently, most low-power logic has relied upon conventional circuits using bi- 
about 18 percent under normal operating conditions. Even when operated at minimum 
levels of current and voltage, which is usually done, the power levels of this type of cir-  
cuitry are high for their performance. Considerable improvement in efficiency is attain- 
able with the use of complementary circuits in which NPN and P N P  transistors form non- 
linear loads for each other (refs. 2 and 3). This configuration, first reported by Baker 
(ref. 4), is quite efficient for multivibrators because complementary outputs are available 
to provide the proper regenerative drive to all transistors. The configuration is not 
nearly as good for gate circuits because of the requirement for driving two complemen- 
tary transistors from a single input. This limitation has been overcome partly in a de- 
sign made by Schmidt and Chace (ref. 5). They developed a regenerative gate that uses 
complementary transistors and retains the fast rise and fall times and efficiency of this 
type of circuit but requires two complementary inputs and as many components as a mul- 
tivibrator. 
Other means of building micropower logic include tunnel diodes (refs. 6 and 7) and 
complementary field effect transistors (refs. 8 to 11). The tunnel diodes are hampered 
by the low-power supply voltages required and the difficulty of interstage coupling. The 
field-effect transistors show considerable promise since field effect devices a r e  readily 
fabricated in integrated form and since interstage coupling is simplified because of the 
high input and low output impedances of the devices used. 
Currently available field effect transistors are suitable for low-speed logic where 
they can compete favorably with bipolar devices. The considerably higher operating volt- 
age required by field effect transistors, combined with typical input capacitances of ap- 
proximately 5 picofarads, leads to power losses that increase with frequency faster than 
the best micropower circuits built with bipolar devices. Field effect transistors show 
considerable promise; however, further development will be required to perfect them to 
a state comparable to the best conventional micropower transistors currently available. 
About the same can be said of metal-oxide semiconductors, except that the enhancement 
mode metal-oxide semiconductor transistor may be somewhat superior to the conven- 
tional field effect transistor. 
applicable to all the requirements of a digital logic system. Early in 1964, a program 
was  therefore undertaken at Lewis to assemble a complete set of compatible, micro- 
power, digital logic modules utilizing the circuit types most adaptable to each function. 
A secondary requirement was that the circuits, i f  possible, be adaptable to integrated 
fabrication techniques. Since this study was  oriented toward a general purpose set of 
logic circuits, only the most generally applicable circuit techniques were  considered. 
Field effect transistors were not sufficiently perfected at the time, so all circuits were 
built with the best low-power bipolar transistors that could be found. The well-known 
complementary circuit was chosen for the multivibrators, while the gate circuits used 
It should be apparent from the foregoing that no single type of circuitry is universally 
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were based on a similar transistor configuration previously reported (refs. 3 and 12). 
This circuit utilizes two similar transistors to clamp the output to either the supply volt- 
age o r  ground, much a s  is done in the complementary multivibrators. It is easier to 
drive, however, since the input is to only one of the two transistors, which permits use 
of all the conventional input gating schemes. This report concerns only the similar tran- 
sistor gate circuits and their modifications. 
mately 100 000 pulses per  second over a temperature range of -20' to 80' C; however, 
they were not optimized for such factors as fan-in, fan-out, or  noise immunity. Discrete 
components were used to fabricate the actual modules, but the circuit design was slanted 
towards future construction in integrated form. A new technique tried was  one in which 
the power supply voltage is made a function of temperature. With this technique, it is 
possible to use a more optimum design at any temperature and thereby save power. 
Similar transistor gate circuits were designed to operate at a maximum of approxi- 
SIMILAR TRANSISTOR CIRCUIT DESIGN 
Bas ic C i rcu i t Des ig n 
Most of the gate circuits discussed in this report a r e  derived from the basic similar 
transistor inverter, originally described in reference 3, and shown in figure 1.  Four 
improvements in the original design were investigated. These include the use of newer 
and considerably improved transistors,  a critical determination of the optimum supply 
voltages for the original configuration, the replacement of the backward diode with a tran- 
sistor,  and the addition of a complementary transistor to supply a constant current drive. 
The resulting circuits have a lower power consumption per  bit and in some cases are 
more suitable for construction in integrated form. These changes a r e  described in detail 
after the basic circuit operation is presented. 
tor Q1 is saturated by a positive input, its collector potential drops to near ground PO- 
tential. This drop is coupled through diode D1 to the base of the upper transistor &, 
which turns it off. Simultaneously, a conduction path is provided to ground through back- 
ward diode D2 and the lower transistor to clamp the output to ground. (Shorting of the 
voltage supply Vcc to ground during this transition due to storage in Q2 is negligible.) 
In this state the major power loss occurs, that is, the current-resistance loss I R in 
resistor R1. When no input is present, the lower transistor turns off and current flows 
from voltage supply VBB through resistor R1 into the upper transistor base. This 
current saturates the transistor, and it clamps the load to voltage supply Vcc. (For 
proper operation, VBB must be slightly greater than Vcc.) In this state, the backward 
The basic circuit, shown in figure 1, is a logical inverter. When the lower transis- 
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diode in series with the conventional diode appears as an open circuit, so that all current 
passing through R1 must flow into the upper transistor and thence to the load. Also, 
the lower transistor draws  no current, so that the only path to ground is through the load 
resistor.  This feature of the circuit leads to its high efficiency. 
T r a ns i s t or Select i o n  
For use in this circuit, it was difficult to find a transistor that would have high gain 
at low collector currents, very low leakage, and low junction capacitance. It was  neces- 
sary to make a fairly detailed survey of available devices and to measure the low-current 
parameters of a number of selected devices. The results of this study were published in 
1965 (ref. 13). By this time, the "zero pf" micropower transistor (2N3493) had been in- 
troduced and was the f i r s t  commercially available transistor designed for minimum power 
operation. It has the required high gain, low leakage, and most important, junction ca- 
pacitances of less than 1 picofarad. This transistor was the ideal device for the similar 
transistor circuit, since it gave considerably improved performance over the best of the 
devices reported in the previous study. 
Determinat ion of Supply Voltages 
Transistor characteristics are the ultimate limiting factor that determines the mini- 
mum supply voltage which can be used for a particular circuit configuration. In the case 
of the similar transistor circuit, a determination of supply voltages is slightly more dif- 
ficult than that for other circuits because two supply voltages must be optimized. The 
problem was  approached by first determining the lowest practical collector supply voltage 
Vcc that would meet design requirements over the desired temperature range of -20' to 
80' C. The voltage drop for  one diode used as a logical gate was included in the coupling 
circuit portion of the design. Only direct-current operating conditions were considered, 
since the results calculated on this basis allowed a sufficient voltage margin for proper 
operation. The result of these calculations showed that a collector supply voltage of 
2.5 volts was sufficient when the 2N3493 was used in the circuit configuration of figure 1. 
Determining the larger of the two supply voltages VBB required different considera- 
tions. In the first attempt to optimize this voltage, the formula derived in reference 4 
was used. The formula gives the optimum value of VBB based on a minimum direct- 
current dissipation in the circuit elements for  the specific case of a 50-percent-on, 
50-percent-off duty cycle: 
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1: 
where VBE is the base-emitter saturation voltage, and VL is the output o r  load volt- 
age. 
The dissipation in the similar transistor circuit can be calculated from the formula 
used to derive equation (1): 
(pT)500h - 'b,2[ 21VBB kB - vD - vCE) + VBB - 
VBB - v~ - V~~ vL I 
where (PT)50% is the total power dissipation for a 50-percent duty cycle, I 
upper transistor base current, VD is the coupling diode forward drop, and VCE is the 
transistor saturation voltage. If this power is plotted against VBB, the curve of figure 2 
is obtained. (Collector dissipation in the upper transistor was neglected since it is a 
function of load and not of VBB.) This curve exhibits a broad minimum at about 5 volts, 
which is the result obtained from equation (1). Since the minimum is indeed broad, it 
follows that a small shift from the optimum voltage for VBB would be permissible i f  it 
improved circuit performance - rise time, propagation delay, etc. 
To determine the desirability of making a shift from optimum voltage, the transient 
performance as a function of VBB was investigated at the Lewis Research Center by 
Victor Richley of Youngstown University while in the Case-Lewis Summer Facility Pro- 
gram. The results indicated that the optimum value based on optimum rise and fall times 
for a given power level was  very nearly 5 volts, although, as in the direct-current case, 
the minimum was  rather broad. 
is the 
b7 2 
On the basis of the aforementioned methods, the supply voltages for  all the logic ele- 
These voltages a r e  the minimum necessary to allow operation over the desired 
ments of the basic similar type were  fixed at 2.5 volts for Vcc and at 5.0 volts for 
VBB. 
temperature range of -20' to 80' C. 
El iminat ion of Backward Diode 
Another desirable modification of the similar transistor circuit is the elimination of 
the silicon backward diode. This is necessary if the circuit is to be fabricated in inte- 
grated form, since it is currently impossible to fabricate tunneling devices with other 
circuitry in single-chip integrated form. 
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The unique property of the backward diode most important to the functioning of this 
circuit is its extremely low forward voltage drop, typically, l ess  than 100 millivolts. 
This low voltage drop enables the similar transistor circuit to maintain an off voltage 
less than the turn-on voltage of the succeeding stage. This feature simplifies coupling 
circuits and eliminates the need for a reverse-biasing supply. If a conventional diode 
were substituted for the backward diode, the circuit would function, but the off voltage 
would increase sufficiently to  negate this advantage. 
circuit, the similar transistor inverter shown in  figure 3 was developed. The added tran- 
sistor Q,, in  conjunction with diode D1, isolates the base and the emitter of the upper 
transistor Q2 when it is conducting, yet it turns on when the lower transistor conducts 
to maintain the shunt path from output to ground. The 10-picafarad capacitor C3 acts  as 
a speedup capacitor to provide extra base drive to transistor Q3 during the fall times of 
the output when Q3 must handle the capacitive discharge current (including strays) from 
the load. The power consumption of this circuit is slightly higher than the original 
(fig. 1) because of the dissipation in  resistor R4. If the fabrication method used allows 
high value resistors,  this increase is negligible, and performance of the modified circuit 
is in every way comparable to that of the original. If a restriction is placed on maximum 
resistor size, a small  increase in power dissipation may result. 
To retain the advantages of the backward diode and yet have a completely integrable 
Current Drive Modification 
The power dissipation can be minimized by the proper choice of supply voltages. 
Further improvement could be made if the larger supply voltage VBB were reduced 
without increasing the power dissipation during the time the lower transistor is turned 
on. This is not possible directly because decreasing VBB while maintaining a constant 
base drive for transistor Q2 requires a lower value of R1, which in turn increases the 
power lost in the circuit, as shown in figure 2.  One solution to this problem is the sub- 
stitution of a constant current device for resistor R1 of figures 1 and 3. This substitu- 
tion allows VBB to be decreased to just slightly more than Vcc without any increase 
in the power loss. Various field effect and tunneling devices have constant current prop- 
ert ies,  but few are available presently. Those that a r e  require voltages too high to be 
practical. A practical solution is the use of a P N P  transistor Q4, as shown in figure 4. 
The minimum value for the base drive supply voltage VBB is now determined by the base 
voltage VBE of the P N P  transistor and its temperature dependence. The base drive 
supply voltage VBB is, however, less than before. 
If the same level of base drive is maintained, the circuit of figure 4 is slightly 
slower, but the lower transistor Ql car r ies  considerably less current from the VBB 
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supply through the drive circuit for the upper transistor, and the circuit dissipation is 
decreased. By increasing the upper base drive current to Q2, circuit performance can 
be restored. For the circuit shown, the same rise and fall times were attained at a 
power level below that of the original circuit, as shown in figure 5. This figure com- 
pares the power consumption for the original and modified circuits as a function of the 
pulse repetition rate. Similarly, for the same power level, a faster r i se  time can be ob- 
tained. Another aspect of this modified circuit is the improvement in the shape of the 
pulse leading edge. Instead of having the characteristically rounded RC time constant 
shape, it has a linear rise with little rounding at the top, which suggests that this modi- 
fied circuit could also be used to generate a ramp by the addition of a timing capacitor. 
As the circuit stands, the rise time is determined by the various capacitances connected 
and reflected to the base of the upper transistor Q2 and the charging current delivered 
by the PNP transistor Q4. 
Relat ion of Supply Voltage to Temperature 
The minimum operating voltage for a particular circuit configuration is strongly in- 
fluenced by device parameters and, therefore, by temperature. It was therefore under- 
taken by Anthony V.  Bertolino to determine the minimum operating voltages for the simi- 
lar transistor circuit as a function of temperature, and using worst-case design condi- 
tions. 
A computer program was  written to calculate the minimum values of supply voltages 
Circuits built and oper - 
using as input the transistor parameters and theif variation with temperature. 
sults are presented in figure 6 for  the circuit shown in figure 1. 
ated at the computed voltages performed reliably but showed considerable variation in 
propagation time over the temperature range given. To correct this variation, the 
computer -calculated supply voltage curve for Vcc was made linear with temperature 
and was  increased somewhat to extend operation to 150' C. The resulting r ise  time at 
various temperatures was measured, and an easily attainable value was selected. The 
linearized values of Vcc, shown in figure 6, were used to determine experimentally the 
values of VBB necessary to maintain a constant rise time of 0.5 microsecond for the 
circuit of figure 4. The resulting VBB is also plotted as a function of temperature in 
figure 6. The power consumption for the circuit operated under these conditions com- 
pared with that for operation at constant supply voltages is presented in figure 7. At 
constant voltage, this circuit had a rise time that varied from 0.86 to 0.30 microsecond 
over the temperature range of -50' to 125' C. 
This modified transistor circuit evidently accomplished the basic goal of saving 
power and, in addition, eliminated rise-time change with temperature. The fact that 
power consumption decreases rapidly with temperature indicates that this is indeed a 
The re- 
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partial solution to the thermal dissipation problem. The solution even tends to stabilize 
circuit temperature by decreasing power consumption as the circuit becomes hotter and 
by dissipating more power as the circuit cools. In actual practice, it would be necessary 
to have a temperature sensor monitor the temperature of the assembly of elements and 
control the power supply accordingly. 
of the techniques just discussed. However, while this report was in preparation, an art- 
icle (ref. 14) that appeared showed some of the practical aspects of "Sliding-Scale" 
power supplies and illustrated several methods of achieving various compensating func- 
tions. 
All the changes made to the basic similar transistor inverter do not in any way affect 
the external connection of the circuit. Only one input is required, which permits the use 
of most standard gating circuits with it. The output voltage in the low state is sufficiently 
small that no voltage shifting is necessary in coupling to succeeding stages. Thus, mini- 
mum power and maximum simplicity are achieved. Logic circuits based on the similar 
transistor concept are discussed in the following section. 
During the course of this work, the author did not come across any published mention 
SIMILAR TRANSISTOR LOGIC CIRCUITS 
The basic similar transistor circuit previously described is an inverter and may be 
used as such. Since its input drives only one transistor in a conventional fashion, all 
normal coupling and gating circuits can be used. In terms of minimum power consump- 
tion, the use of either diode gating or transistor gating is best when the circuits are con- 
structed in discrete component form. The circuit can be operated with T L-type inputs, 
but too much capacitance is added to the input i f  a separate transistor must be used for 
each input. With multiple-emitter transistors, used as either discrete components o r  in 
integrated circuit form, considerably better performance could probably be obtained 
(ref. 15).  
There is some choice to be made in the type of gating to be used with the similar 
transistor circuit. Transistor input gates give good performance because they allow di- 
rect coupling between stages so that both positive- and negative-going waveforms a r e  
coupled into the circuit. In comparison with transistor input gates, when diode gates are 
used, the diodes isolate the driven circuit for one polarity transition, and a sufficiently 
low resistance must be provided to return the input capacitance to the opposite polarity or 
nondriven state. The result is increased dissipation, since nearly all micropower cir-  
cuits operate in a region where their transition times a r e  determined by RC time con- 
stants and not by other device parameters. When used in the NOR configuration shown in 
figure 8, transistor gates do have the disadvantage of paralleled collector capacitance. 
2 
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This disadvantage causes a noticeable degradation of circuit transition times and there- 
fore has been used for gates of no more than two inputs. The use of transistor gating in 
the NAND configuration shown in  figure 9 is also limited to two inputs. In this case, 
performance is not penalized by the use of two transistors because they are used in ser -  
ies; the limitation is due to the collector-emitter saturation drop across  the transistors. 
If more than two were used, the total direct-current drop would be such that the following 
stages would be biased very close to conduction for no input. Insufficient safety margin 
would exist. 
Although it is logically possible to build systems that use only two input gates, this 
design is quite impractical when the power required is a consideration. For more than 
two inputs, diode gates are quite effective and those shown in figures 10 and 11 have been 
used. In practice, there is little difference in performance between the various gate cir-  
cuits, as is shown in figure 12. Thus, the validity of limiting the use of transistor gating 
to no more than two inputs is indicated. 
is practical to build special purpose circuits for  a given application, a combination of 
elements such as those shown in figure 13 is possible. This combination provides the 
logical function D = A - C + B - C with a power drain equal to that of only one logic ele- 
ment. To use NAND and NOR elements in this combination would require four of them i f  
the exact function were required and three i f  the inverted output were  acceptable. 
in figure 14 along with a truth table of its logical characteristics. It operates on the 
power for a single element, and as such represents a large power saving in implementing 
the exclusive NOR function. Although it has been used successfully in micropower logic 
systems, it has several characteristics that must be considered carefully to determine i f  
it is applicable in any particular system. One limiting factor is that the circuit transfers.  
the turn-off load from the output to the driving stages. This limits the fan-out in many 
practical cases and prevents cascading exclusive NOR circuits. A further limitation of 
the circuit is that it may provide an erroneous output under certain transient conditions, 
as exemplified in figure 15. When both inputs drop simultaneously, o r  very nearly so, a 
negative-going spike appears at the output. It lasts only about a microsecond, but this 
might be long enough to cause false triggering in some systems. The circuit, when cir-  
cumstances permit its use, does implement the exclusive NOR function with a very mini- 
mum power requirement. 
functions for a logic system, provisions for time delay and storage remain. If triggering 
is not considered, it is always possible to connect pairs of inverters to form bistable 
elements, in which case, an R-S flip flop can be constructed with a pair of two input 
NOR gates. In like manner, the similar transistor gates can be used to build monostable 
Other functions can also be implemented with transistor gating. For instance, i f  it 
~~ 
Another example of a special application circuit is the exclusive NOR circuit shown 
Although the circuits previously described are quite sufficient to provide all gating 
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multivibrators for the time delay function. Although these multivibrators work when 
built up in this fashion, they do not trigger as easily as might be desired for short pulses. 
This deficiency could probably be corrected by suitable modification to adapt the basic 
circuit to the specific design of a multivibrator element. This adaptation would be de- 
sirable for integrated circuits in particular, although it was not made in this program be- 
cause all circuits were to be built with discrete components, and designs for comple- 
mentary multivibrators were readily available. (Further information on complementary 
micropower logic circuits can be found in refs. 16 to 21.) 
RESULTS AND DISCUSSION 
Several modifications of the basic similar transistor circuit were discussed, and 
specific designs and performance data presented for some. These circuits have been 
used in a number of logic elements that were  built with discrete components and used an 
improved cordwood packaging technique (ref. 22). The logic elements in turn have been 
used successfully to construct breadboard flight-type digital systems capable of oper- 
ating at clock rates exceeding 100 000 pulses per second. The average power drain for 
each of these elements is approximately 100 microwatts when operated with supply volt- 
ages of 2.5 and 5.0 volts. Also, as indicated in figures 6 and 7, the basic circuits can 
operate even more efficiently over wide temperature extremes at a minimum power drain 
if the power supply voltages are made a function of temperature. 
which is due partly to the low supply voltages used; (2) flexible logic design made pos- 
sible by the use of several gate types, which facilitates minimizing the number of ele- 
ments required per  system, and concomitantly, the power drain; (3) operation over a 
wide temperature range; (4) good fan-out (a factor of 5 achieved easily and possibly much 
higher values); (5) the capability of easily scaling the circuits to optimize their operation 
for any pulse rate up to about a million pulses per second. This latter feature requires 
some elaboration. The ability to scale the operating rate of these circuits lies in the fact 
that at low power levels the maximum operating rate is determined by RC time constants 
and not transistor transient response. As long as operation is in this range, a propor- 
tional change in the value of all resistors will change the maximum operating rate. A 
small adjustment of the speed-up capacitors may be necessary also, since the turn-on 
change varies somewhat with the load current. Power consumption will, of course., 
change in direct proportion to the maximum operating rate.  
The circuits described in this report, while applicable to any logic system, may not 
represent the optimum circuit configurations for any specific case. Permitted the free- 
dom to design a special circuit for each logic element in a system, it is possible to im- 
Important features of these logic elements include (1) minimum power consumption, 
10 
prove upon any small set of logic elements. An example of such an improvement would 
be a gate that has an extremely low duty cycle and drives a minimum load. The simplicity 
gained here by the use of a conventional circuit might outweigh the negligible power sav- 
ing, i f  any, to be had with micropower circuits. 
circuit types applied to micropower.) 
At the present, the similar transistor concept has not been used to build a complete 
set of compatible logic elements. The real impetus for this would be a need for micro- 
power integrated circuits, in which application the similar transistor concept should be of 
maximum value, particularly if  it is used with controlled power supply voltages. Since 
power dissipation is still a major problem for high-density integrated circuits, the c i r -  
cuits described in this report should prove valuable. 
(See ref. 23 for a discussion of other 
Lewis Research Center, 
National Aeronautics and Space Administration, 
Cleveland, Ohio, March 1, 1967, 
125-25-02-01-22. 
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Figure 2. - Calculated power dissipation a s  funct ion of base supply voltage in 
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Figure 3. - Simi lar  t rans is tor  inver ter  modified to el iminate 
backward diode. 
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Figure 4. - Simi lar  t rans is tor  inver ter  wi th  constant c u r r e n t  
drive. 
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Figure 5. - Comparison of inver ter  power requirements as funct ion of pulse repetition rate. 
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Figure 6. - Simi lar  t rans is tor  supply voltages. 
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Figure 7. - Power as funct ion of temperature for c u r r e n t  drive s imi lar  transistor circuit .  
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Figure 8. -Trans is tor  input  fo r  s imi lar  t rans is tor  NOR gate. 
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Figure 11. - Diode inpu t  s imi lar  t rans is tor  NAND gate. 
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Figure 12. - Power consumption of s imi lar  t rans is tor  gates. All gates loaded w i th  33 OOO ohms and H) pico- 
farads. 
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